

What is claimed is:

1. An insulated-gate field-effect transistor comprising:

first and second impurity regions placed so as to
5 oppose each other;

a strained silicon layer having a channel between both
the first and second impurity regions;

a gate insulator placed at least in a region
corresponding to the channel, on top of the strained silicon
10 layer; and

a gate electrode on top of the gate insulator, wherein
a region of the strained silicon layer, corresponding to the
channel, does not have a silicon germanium layer in contact
therewith, and the strained silicon layer, in regions other
15 than the region corresponding to the channel, have regions
where the silicon germanium layer is in contact therewith.

2. An insulated-gate field-effect transistor
according to Claim 1, wherein a source electrode and drain
electrode in contact with the first and second impurity
20 regions, respectively, include a silicon germanium layer in
contact with the strained silicon layer.

3. An insulated-gate field-effect transistor
according to Claim 1, wherein the strained silicon layer is
placed in the upper part of a substrate and the silicon
25 germanium layer does not exist in the region of the strained

silicon layer, corresponding to at least the channel, and on a side adjacent to the substrate.

4. An insulated-gate field-effect transistor according to Claim 1, wherein the strained silicon layer is placed in the upper part of a substrate and a void exists in a region on a side adjacent to the substrate, opposite from a face of the strained silicon layer, corresponding to at least the channel.

5. An insulated-gate field-effect transistor according to Claim 1, wherein the strained silicon layer is placed in the upper part of a substrate and an insulating film exists in a region on a side adjacent to the substrate, opposite from a face of the strained silicon layer, corresponding to at least the channel.

6. An insulated-gate field-effect transistor according to Claim 1, wherein a portion of the region of the strained silicon layer, corresponding to the channel, does not have a silicon germanium layer in contact therewith.

7. A semiconductor device having an insulated-gate field-effect transistor comprising:

first and second impurity regions placed so as to oppose each other;

a strained silicon layer having a channel between both the first and second impurity regions;

a gate insulator placed at least in a region corresponding to the channel, on top of the strained silicon layer; and a gate electrode on top of the gate insulator, wherein a region of the strained silicon layer,

5 corresponding to the channel, does not have a silicon germanium layer in contact therewith, and the strained silicon layer, in regions other than the region corresponding to the channel, have regions where the silicon germanium layer is in contact therewith, and

10 an insulated-gate field-effect transistor comprising:

first and second impurity regions placed so as to oppose each other;

a strained silicon layer having a channel between both
15 the first and second impurity regions;

a gate insulator placed at least in a region corresponding to the channel, on top of the strained silicon layer; and

a gate electrode on top of the gate insulator, wherein
20 a portion of a region of the strained silicon layer, corresponding to the channel, does not have a silicon germanium layer in contact therewith;

said insulated-gate field-effect transistors being formed on the same support substrate.

8. An insulated-gate field-effect transistor comprising:

a support substrate;

a bar-shaped strained silicon layer on the support
5 substrate;

a gate insulator formed so as to spread across the upper surface of the bar-shaped strained silicon layer, in the direction orthogonal to the longitudinal direction thereof, covering at least a part of both sides of the
10 bar-shaped strained silicon layer;

a gate electrode formed on the gate insulator; and

a source region and drain region placed in regions positioned on opposite sides of the gate electrode, respectively, along the longitudinal direction of the
15 bar-shaped strained silicon layer, wherein a channel is formed in a portion of the bar-shaped strained silicon layer, corresponding to a region on the underside of the gate electrode, in such a way as to extend along the longitudinal direction of the bar-shaped strained silicon layer.

20 9. An insulated-gate field-effect transistor according to claim 8, wherein the gate electrode is formed on the gate insulator on the sides of two faces of the bar-shaped strained silicon layer, intersecting the support substrate and extending along the longitudinal direction of
25 the bar-shaped strained silicon layer, respectively.

10. An insulated-gate field-effect transistor according to claim 8, having a silicon germanium layer in contact with the bar-shaped strained silicon layer at opposite ends of the bar-shaped strained silicon layer, in
5 the longitudinal direction thereof and under a region where the channel does not exists.

11. An insulated-gate field-effect transistor according to claim 8, wherein a plurality of the bar-shaped strained silicon layers are provided and a set of the source
10 region and drain region is formed such that the source region and drain region are common to the plurality of the bar-shaped strained silicon layers, and are connected to a plurality of channels.

12. An insulated-gate field-effect transistor
15 comprising:
a support substrate;
a plurality of bar-shaped strained silicon layers disposed with longitudinal sides thereof, opposed to each other, on the support substrate;
20 a plurality of bar-shaped silicon germanium layers each disposed between adjacent layers of the plurality of the bar-shaped strained silicon layers;
a gate insulator formed so as to spread across the longitudinal sides of the plurality of the bar-shaped

strained silicon layers; and the plurality of the bar-shaped silicon germanium layers;

gate electrodes formed on the gate insulator; and
a source region and drain region formed in regions on
5 opposite sides of the respective gate electrodes,
respectively, along the longitudinal direction of the
plurality of the bar-shaped strained silicon layers; and the
plurality of the bar-shaped silicon germanium layers,
wherein a channel is formed in regions of the plurality of
10 the bar-shaped strained silicon layers, corresponding to
the underside of the respective gate electrodes, and on the
side away from the support substrate.

13. An insulated-gate field-effect transistor
according to Claim 12, wherein a channel is formed on the
15 sides of two faces of the respective bar-shaped strained
silicon layers, along the direction intersecting the
support substrate, respectively.

14. An insulated-gate field-effect transistor
according to Claim 12, wherein the source region and drain
20 region are connected to a plurality of channel regions
common to the plurality of the bar-shaped strained silicon
layers, respectively.

15. An insulated-gate field-effect transistor
according to Claim 8, wherein the support substrate is a
25 substrate the top surface of which has direction of crystal

plane (100), and the longitudinal direction of the bar-shaped strained silicon layer is substantially parallel to a direction $\langle 100 \rangle$ of the support substrate.

16. An insulated-gate field-effect transistor
5 according to Claim 11, wherein the support substrate is a substrate the top surface of which has direction of crystal plane (100), and the longitudinal direction of the bar-shaped strained silicon layers is substantially parallel to a direction $\langle 100 \rangle$ of the support substrate.

10 17. An insulated-gate field-effect transistor according to Claim 8, wherein the support substrate is a substrate the top surface of which has direction of crystal plane (100), and the longitudinal direction of the bar-shaped strained silicon layer is substantially parallel
15 to a direction $\langle 110 \rangle$ of the support substrate.

18. An insulated-gate field-effect transistor according to Claim 11, wherein the support substrate is a substrate the top surface of which has direction of crystal plane (100), and the longitudinal direction of the
20 bar-shaped strained silicon layers is substantially parallel to a direction $\langle 110 \rangle$ of the support substrate.

19. A method of fabricating an insulated-gate field-effect transistor comprising the steps of:
preparing a silicon substrate;

forming an oxide film on the surface of the silicon substrate;

defining an opening by etching a portion of the oxide film; implanting ions into the opening;

5 causing silicon germanium seed crystals to grow in the opening;

depositing amorphous silicon germanium on top of the opening and the oxide film;

heating the amorphous silicon germanium to be turned
10 into silicon germanium crystals; and

depositing a strained silicon layer on top of the silicon germanium crystals.

20. A method of fabricating an insulated-gate field-effect transistor comprising the steps of:

15 preparing a silicon substrate;

forming an oxide film on the surface of the silicon substrate;

defining an opening by etching a portion of the oxide film;

20 causing silicon germanium seed crystals to grow in the opening;

oxidizing the surface of the silicon germanium seed crystals;

subjecting the silicon germanium seed crystals to
25 high-temperature heat treatment;

removing an oxide film on the surface of the silicon germanium seed crystals;

depositing amorphous silicon germanium on top of the opening and the oxide film;

5 heating the amorphous silicon germanium to be turned into silicon germanium crystals; and

depositing a strained silicon layer on top of the silicon germanium crystals.